

SHF Communication Technologies AG

Wilhelm-von-Siemens-Str. 23D • 12277 Berlin • Germany Phone ++49 30 / 772 05 10 • Fax ++49 30 / 753 10 78 E-Mail: sales@shf.de • Web: http://www.shf.de



# Datasheet SHF 431B 55 Gbps D-type Flip Flop (DFF)



11001





The SHF 431B is a D-type flip-flop (DFF) module capable of broadband operation up to 55 Gbps. AC-coupled and 50  $\Omega$  terminated data and clock inputs ensure proper line termination and uncomplicated application. Optimum bias point for the data input can be set using the data bias connector.

#### **Features**

- Broadband operation up to 55 Gbps
- Differential output, 250 mV<sub>pp</sub> single ended output swing
- Low power consumption
- single ended operation (data and clock input)

## Applications

- OC-768/STM-256 applications
- Broadband test and measurement equipment

## Option

• Option bias adjust (BA): Module comes along with a wall power supply. One potentiometers to allow data bias to be adjusted without the need for additional power supplies.

SHF reserves the right to change specifications and design without notice - SHF 431B DFF Revision 001 - 16/May/2008 Page 2/6





## **Specifications**

Parameter	Symbol	Unit	Min	Тур	Max	Conditions	
Performance							
Minimum input data rate <sup>1</sup>	$R_{in,min}$	Gbps		5		$500 mV_{pp}$ clock signal	
Maximum input data rate	R <sub>in,max</sub>	Gbps	50	55		$500 mV_{pp}$ clock signal	
Data input voltage	D <sub>in</sub>	$mV_{pp}$	300		1000	Eye Height	
Clock input frequency		GHz	5		50		
Clock input voltage	CLK <sub>in</sub>	$mV_{pp}$	500		1000		
Input return loss	S <sub>11</sub>	dB	5				
Single ended output swing		mV	250			Eye Amplitude, into 50 $\Omega$ load	
Rise/Fall time	t <sub>r</sub> /t <sub>f</sub>	ps		9		20%/80%	
RMS jitter		fs		400	600		
Output return loss	S <sub>22</sub>	dB	5				
Data/Clock bias adjust		V	-5	-2.5	0		
Operating conditions							
Power supply	$V_{\text{EE}}$	V	-4.5	-5	-5.5		
Supply current	I <sub>EE</sub>	mA		100			
Power consumption	T <sub>d</sub>	mW		500		@ V <sub>EE</sub> = -5V	
Operating temperature	T <sub>op</sub>	C	10		50		
Dimensions		mm				59x40x18	

1) The theoretical limit is DC, practical limit depends on slew rate of clock signal.

## **Block Diagram**



SHF reserves the right to change specifications and design without notice - SHF 431B DFF Revision 001 - 16/May/2008 Page 3/6





#### **Sensitivity and Clock Phase Margin Measurements**

The measurements below have been performed using a SHF 12100A BPG (PRBS  $2^{31}$ -1, V<sub>amplitude</sub> = 400 mV), a SHF 11100A Error Analyzer and an Agilent 86100B DCA with Precision Time Base Module (86107A) and 70 GHz Sampling Head (86118A) to determine the eye height and jitter contribution of the input signal. In case of the sensitivity measurement the input signal has been reduced until a BER limit of 10-9 was achieved. For the CPM measurement the phase of the clock signal was varied until the BER reached the 10-9 limit.





SHF reserves the right to change specifications and design without notice - SHF 431B DFF Revision 001 - 16/May/2008 Page 4/6





The measurements below have been performed using a SHF 12100A BPG (PRBS  $2^{31}$ -1,  $V_{amplitude} = 400 \text{ mV}$ ) and an Agilent 86100B DCA with Precision Time Base Module (86107A) and 70 GHz Sampling Head (86118A). The output of the DFF module has been connected to the DCA input with a 0.5 m microwave cable assembly.









Y @ 43 Gbps

Y! @ 43 Gbps



SHF reserves the right to change specifications and design without notice - SHF 431B DFF Revision 001 - 16/May/2008 Page 5/6









Y! @ 55 Gbps

## **Outline Drawing**











Port	Connector		
Data	V-Connector		
Clock	V-Connector		
Y	V-Connector		
Ŧ	V-Connector		

SHF reserves the right to change specifications and design without notice - SHF 431B DFF Revision 001 - 16/May/2008 Page 6/6

